Assembly
Aug 4, 2026
Full real Intel instruction decoding tree (like Ghidra view)
1. Full x86-64 Instruction Decoding Tree (Ghidra Style) Example instruction: xxxxxxxxxx mov r10, [r8 + r9*4 + 16] Machine code (conceptual layout): xxxxxxxxxx REX OPCODE ModR/M SIB DISP4C 8B 54 88 ...
5 reads
1 today
Read article
Assembly
Aug 4, 2026
Full SIB + ModR/M + REX combined diagram
1. Full Instruction Layout (x86-64) xxxxxxxxxx +--------+---------+----------+-------+--------+--------+| REX | OPCODE | ModR/M | SIB | DISP | IMM ...
2 reads
0 today
Read article
Assembly
Aug 4, 2026
Visual diagram of ModR/M + REX decoding
1. Full Instruction Layout (x86-64) A typical instruction looks like this: [ REX ] [ OPCODE ] [ MODR/M ] [ SIB ] [ DISP ] [ IMM ] Not all fields are always present. 2. Focus: REX + ModR/M Interaction Step-by-step...
1 reads
0 today
Read article
Assembly
Aug 4, 2026
x86-64 Registers — Complete Technical Guide with REX Extension
x86-64 architecture extends the original x86 CPU register set from 8 to 16 general-purpose registers while maintaining full backward compatibility. This is achieved using a mechanism called the REX prefix, which adds...
6 reads
2 today
Read article
Assembly
Aug 4, 2026
x86-64 CPU Operating Modes (Complete Overview)
Modern x86-64 processors operate in several distinct modes that determine: Instruction decoding Register size and availability Memory addressing behavior Privilege and protection mechanisms These modes exist primarily...
1 reads
0 today
Read article
Assembly
Aug 4, 2026
An Assembler Is Not a Text Translator: How Symbolic Instructions Become Machine Code—and Why This Is Very Different from a Compiler
Many developers simplify the role of an Assembler into a single sentence: “It is a program that converts assembly instructions into machine code.” This statement is not wrong—but it is deeply incomplete. A real...
5 reads
5 today
Read article
Assembly
Aug 4, 2026
Why Modern C++ Is a Logical and Powerful Choice for Building a Real Assembler
A technical response to those who reduce the discussion to “C is simpler and has a stable ABI” This article is not a theoretical preference or an abstract language debate. I am currently designing and...
0 reads
0 today
Read article
Assembly
Aug 4, 2026
Why C++ Abandoned Inline Assembly in 64-Bit Mode
A Deep Technical Analysis of Architecture, Security, and Modern Low-Level Programming Alternatives For decades, inline assembly was one of the most powerful and flexible tools in C++. Through it, developers could...
3 reads
1 today
Read article
Assembly
Aug 4, 2026
Apple Silicon Registers and Instructions: What Makes M1, M2, M3, and M4 Unique
Apple Silicon has revolutionized the landscape of modern CPUs with its custom ARM-based architecture. While these chips—M1, M2, M3, and M4—adhere to the AArch64 (ARM64) instruction set, Apple has introduced subtle,...
10 reads
6 today
Read article