Performance & Systems
Aug 7, 2026
RISC-V Assembly Development on Native RISC-V Linux Devices Tools and Workflow
RISC-V Assembly Development on Native RISC-V Linux Devices: Tools and WorkflowAs RISC-V rapidly grows in popularity across the open-source and embedded hardware communities, many developers are beginning to work directly on real RISC-V Linux hardware. Whether you are using boards like the VisionFive 2, HiFive…
11 reads
0 today
Read article
Performance & Systems
Aug 7, 2026
Full Instruction Encoding Examples
Full Instruction Encoding Examples 1. IntroductionInstruction encoding lies at the heart of assembler design, converting human-readable mnemonics and operands into precise binary machine code executed by the CPU. This appendix presents comprehensive examples of full instruction encodings for the x86-64 architecture,…
38 reads
1 today
Read article
Performance & Systems
Aug 7, 2026
Grammar Definition for a Sample Assembler
Grammar Definition for a Sample Assembler 1. IntroductionA formal grammar definition is fundamental for designing an assembler’s parser. This appendix provides a comprehensive grammar specification for a sample x86-64 assembler, covering lexical tokens, instruction syntax, operand types, directives, and macros. The…
12 reads
1 today
Read article
Performance & Systems
Aug 7, 2026
Disassembler Tools and Resources
Disassembler Tools and Resources 1. IntroductionDisassemblers are crucial tools for anyone designing or debugging an assembler, providing a human-readable representation of machine code. This appendix focuses on the most effective and up-to-date disassembler tools and resources tailored for x86-64 architecture,…
32 reads
0 today
Read article
Performance & Systems
Aug 7, 2026
Intel x86-64 ISA Manual Summary
Intel x86-64 ISA Manual Summary 1. IntroductionThe Intel x86-64 Instruction Set Architecture (ISA) is defined across multiple detailed volumes in Intel's architecture documentation. This appendix distills the most relevant technical highlights, updated after 2020, into a concise summary tailored for assembler…
131 reads
2 today
Read article
Performance & Systems
Aug 7, 2026
Conclusion and Next Steps Summary of Learning Path
Conclusion and Next Steps: Summary of Learning Path 1. IntroductionDesigning a modern x86-64 assembler from scratch is a deeply technical process that draws on knowledge from computer architecture, binary encoding, operating systems, programming languages, and systems integration. This section summarizes the…
5 reads
0 today
Read article
Performance & Systems
Aug 7, 2026
Opcode Table Reference Full Expanded Opcode Listings with Instruction Variants
Opcode Table Reference: Full Expanded Opcode Listings with Instruction VariantsIn the architecture of an x86-64 assembler, the opcode table forms the backbone for instruction encoding and decoding. To correctly translate assembly mnemonics into machine code, the assembler must maintain a comprehensive and fully…
52 reads
1 today
Read article
Performance & Systems
Aug 7, 2026
Practical Examples and Debugging Cross-assembling from Custom ISA to x86-64
Practical Examples and Debugging: Cross-assembling from Custom ISA to x86-64.Cross-assembling involves translating assembly code written for one instruction set architecture (ISA) into machine code targeting a different ISA. This process is particularly relevant when adapting software originally designed for a…
8 reads
0 today
Read article
Performance & Systems
Aug 7, 2026
Managed Code vs Unmanaged Code A Deep Dive into Performance, Control, and Safety
Managed Code vs Unmanaged Code: A Deep Dive into Performance, Control, and SafetyIn the ever-evolving world of software engineering, developers frequently face trade-offs between control and convenience, performance and safety, raw access and abstraction. These trade-offs are often captured by the distinction between…
19 reads
0 today
Read article
